Transient And Permanent Error Management For Networks On Chip

DOWNLOAD

Download Transient And Permanent Error Management For Networks On Chip PDF/ePub or read online books in Mobi eBooks. Click Download or Read Online button to get Transient And Permanent Error Management For Networks On Chip book now. This website allows unlimited access to, at the time of writing, more than 1.5 million titles, including hundreds of thousands of titles in various foreign languages. If the content not found or just blank you must refresh this page

Transient And Permanent Error Control For Networks On Chip

DOWNLOAD
Author : Springer
language : en
Publisher:
Release Date : 2012-05-01

Transient And Permanent Error Control For Networks On Chip written by Springer and has been published by this book supported file pdf, txt, epub, kindle and other format this book has been release on 2012-05-01 with categories.

Transient And Permanent Error Control For Networks On Chip

DOWNLOAD
Author : Qiaoyan Yu
language : en
Publisher: Springer Science & Business Media
Release Date : 2011-11-18

Transient And Permanent Error Control For Networks On Chip written by Qiaoyan Yu and has been published by Springer Science & Business Media this book supported file pdf, txt, epub, kindle and other format this book has been release on 2011-11-18 with Technology & Engineering categories.

This book addresses reliability and energy efficiency of on-chip networks using cooperative error control. It describes an efficient way to construct an adaptive error control codec capable of tracking noise conditions and adjusting the error correction strength at runtime. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance.

Transient And Permanent Error Management For Networks On Chip

DOWNLOAD
Author : Qiaoyan Yu
language : en
Publisher:
Release Date : 2011

Transient And Permanent Error Management For Networks On Chip written by Qiaoyan Yu and has been published by this book supported file pdf, txt, epub, kindle and other format this book has been release on 2011 with categories.

"Reliability has become one of the most important metrics for on-chip communications infrastructures in nanoscale technologies. Reduced supply voltages and high clock frequency exacerbate the impact of noise sources such as particle strikes and crosstalk, which can cause transient errors in transmitted data. Manufacturing defects and aging issues can cause permanent errors in the communication links. The modularity of the Networks-on-Chip (NoCs) approach facilitates the exploration of error control techniques for on-chip interconnects and many-cores systems. Unfortunately, error control is not free. Worst-case error management methods are simple but waste energy and bandwidth in favorable noise conditions. Consequently, cost-effective techniques for improving link error resilience are needed. In this work, we propose configurable error control methods to tackle variable transient errors and exploit existing transient error control redundancy for permanent error management, achieving high reliability and low average energy consumption with minor area overhead. To adapt to the variable transient error rates, a configurable error control coding (ECC) scheme is proposed for datalink-layer transient error management. The proposed method can adjust both error detection and error correction capability at runtime by varying the number of redundant wires for parity check bits. The obtained error resilience makes the proposed method suitable for a range of link error rates. Configuring the number of redundant wires to match the noise conditions reduces the average energy consumption in the ECC codec and interconnect link. A hardware efficient implementation for the configurable ECC is presented, as well. We integrate the error control techniques in the datalink and physical layers to co-manage transient and permanent errors. Infrequently used redundant wires for the configurable ECC are utilized as spare wires to replace permanently unusable links. To maintain the transient and permanent error co-management capability as noise conditions change, we propose a packet re-organization algorithm combined with shortening error control coding method. This method reduces the need for energy consuming fault-tolerant routing, minimizing latency and energy overhead induced by error control. This co-management method is suitable for NoCs operating in variable noise conditions with a small number of permanently unusable wires. To further improve energy efficiency, the adaptation on ECC is extended to the network layer. We employ end-to-end error control in the network layer in low noise conditions and enhance the error control capability in high noise conditions by adding hop-to-hop error control in the datalink layer. A protocol that boosts or reduces error control strength is presented to support runtime seamless ECC mode switching. Simply combining end-to-end error control with hop-to-hop error control significantly increases energy consumption. To address this issue, we apply the concept of product codes to the dual-layer error control; the hop-to-hop error control is designed to be compatible with one dimension of the product code. Consequently, the dual-layer cooperative error control can switch error control modes without interrupting normal NoC operation, achieving high reliability and energy efficiency in a wide range of link error rates. To evaluate performance and energy consumption of different error control methods on a large size NoC, we propose a flexible parallel NoC simulator. Plug-and-play error control coding (ECC) insertion and some typical error control codecs have been implemented in the simulator. The flexible fault injection environment provided by our simulator assists error control exploration for specific purposes. In addition, we use C and message passing interface (MPI) languages to schedule parallel simulation on a multiprocessor server, addressing the prohibitive simulation time and system resource challenges caused by the large number of communicating nodes and extensive number of simulation variables"--Leaves iv-vi.

Asynchronous On Chip Networks And Fault Tolerant Techniques

DOWNLOAD
Author : Wei Song
language : en
Publisher: CRC Press
Release Date : 2022-05-10

Asynchronous On Chip Networks And Fault Tolerant Techniques written by Wei Song and has been published by CRC Press this book supported file pdf, txt, epub, kindle and other format this book has been release on 2022-05-10 with Computers categories.

Asynchronous On-Chip Networks and Fault-Tolerant Techniques is the first comprehensive study of fault-tolerance and fault-caused deadlock effects in asynchronous on-chip networks, aiming to overcome these drawbacks and ensure greater reliability of applications. As a promising alternative to the widely used synchronous on-chip networks for multicore processors, asynchronous on-chip networks can be vulnerable to faults even if they can deliver the same performance with much lower energy and area compared with their synchronous counterparts – faults can not only corrupt data transmission but also cause a unique type of deadlock. By adopting a new redundant code along with a dynamic fault detection and recovery scheme, the authors demonstrate that asynchronous on-chip networks can be efficiently hardened to tolerate both transient and permanent faults and overcome fault-caused deadlocks. This book will serve as an essential guide for researchers and students studying interconnection networks, fault-tolerant computing, asynchronous system design, circuit design and on-chip networking, as well as for professionals interested in designing fault-tolerant and high-throughput asynchronous circuits.

Reliability Availability And Serviceability Of Networks On Chip

DOWNLOAD
Author : Érika Cota
language : en
Publisher: Springer Science & Business Media
Release Date : 2011-09-23

Reliability Availability And Serviceability Of Networks On Chip written by Érika Cota and has been published by Springer Science & Business Media this book supported file pdf, txt, epub, kindle and other format this book has been release on 2011-09-23 with Technology & Engineering categories.

This book presents an overview of the issues related to the test, diagnosis and fault-tolerance of Network on Chip-based systems. It is the first book dedicated to the quality aspects of NoC-based systems and will serve as an invaluable reference to the problems, challenges, solutions, and trade-offs related to designing and implementing state-of-the-art, on-chip communication architectures.

Error Control For Network On Chip Links

DOWNLOAD
Author : Bo Fu
language : en
Publisher: Springer
Release Date : 2014-10-20

Error Control For Network On Chip Links written by Bo Fu and has been published by Springer this book supported file pdf, txt, epub, kindle and other format this book has been release on 2014-10-20 with Technology & Engineering categories.

This book provides readers with a comprehensive review of the state of the art in error control for Network on Chip (NOC) links. Coverage includes detailed description of key issues in NOC error control faced by circuit and system designers, as well as practical error control techniques to minimize the impact of these errors on system performance.

Designing Reliable And Efficient Networks On Chips

DOWNLOAD
Author : Srinivasan Murali
language : en
Publisher: Springer Science & Business Media
Release Date : 2009-05-26

Designing Reliable And Efficient Networks On Chips written by Srinivasan Murali and has been published by Springer Science & Business Media this book supported file pdf, txt, epub, kindle and other format this book has been release on 2009-05-26 with Technology & Engineering categories.

Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.

Network On Chip Architectures

DOWNLOAD
Author : Chrysostomos Nicopoulos
language : en
Publisher: Springer Science & Business Media
Release Date : 2009-09-18

Network On Chip Architectures written by Chrysostomos Nicopoulos and has been published by Springer Science & Business Media this book supported file pdf, txt, epub, kindle and other format this book has been release on 2009-09-18 with Technology & Engineering categories.

[2]. The Cell Processor from Sony, Toshiba and IBM (STI) [3], and the Sun UltraSPARC T1 (formerly codenamed Niagara) [4] signal the growing popularity of such systems. Furthermore, Intel’s very recently announced 80-core TeraFLOP chip [5] exemplifies the irreversible march toward many-core systems with tens or even hundreds of processing elements. 1.2 The Dawn of the Communication-Centric Revolution The multi-core thrust has ushered the gradual displacement of the computati- centric design model by a more communication-centric approach [6]. The large, sophisticated monolithic modules are giving way to several smaller, simpler p- cessing elements working in tandem. This trend has led to a surge in the popularity of multi-core systems, which typically manifest themselves in two distinct incarnations: heterogeneous Multi-Processor Systems-on-Chip (MPSoC) and homogeneous Chip Multi-Processors (CMP). The SoC philosophy revolves around the technique of Platform-Based Design (PBD) [7], which advocates the reuse of Intellectual Property (IP) cores in flexible design templates that can be customized accordingly to satisfy the demands of particular implementations. The appeal of such a modular approach lies in the substantially reduced Time-To- Market (TTM) incubation period, which is a direct outcome of lower circuit complexity and reduced design effort. The whole system can now be viewed as a diverse collection of pre-existing IP components integrated on a single die.

Dynamic Reconfigurable Network On Chip Design Innovations For Computational Processing And Communication

DOWNLOAD
Author : Shen, Jih-Sheng
language : en
Publisher: IGI Global
Release Date : 2010-06-30

Dynamic Reconfigurable Network On Chip Design Innovations For Computational Processing And Communication written by Shen, Jih-Sheng and has been published by IGI Global this book supported file pdf, txt, epub, kindle and other format this book has been release on 2010-06-30 with Computers categories.

Reconfigurable computing brings immense flexibility to on-chip processing while network-on-chip has improved flexibility in on-chip communication. Integrating these two areas of research reaps the benefits of both and represents the promising future of multiprocessor systems-on-chip. This book is the one of the first compilations written to demonstrate this future for network-on-chip design. Through dynamic and creative research into questions ranging from integrating reconfigurable computing techniques, to task assigning, scheduling and arrival, to designing an operating system to take advantage of the computing and communication flexibilities brought about by run-time reconfiguration and network-on-chip, it represents a complete source of the techniques and applications for reconfigurable network-on-chip necessary for understanding of future of this field.

Design Space Exploration And Resource Management Of Multi Many Core Systems

DOWNLOAD
Author : Amit Kumar Singh
language : en
Publisher: MDPI
Release Date : 2021-05-10

Design Space Exploration And Resource Management Of Multi Many Core Systems written by Amit Kumar Singh and has been published by MDPI this book supported file pdf, txt, epub, kindle and other format this book has been release on 2021-05-10 with Technology & Engineering categories.

The increasing demand of processing a higher number of applications and related data on computing platforms has resulted in reliance on multi-/many-core chips as they facilitate parallel processing. However, there is a desire for these platforms to be energy-efficient and reliable, and they need to perform secure computations for the interest of the whole community. This book provides perspectives on the aforementioned aspects from leading researchers in terms of state-of-the-art contributions and upcoming trends.